| http://www.w3.org/ns/prov#value | - FIG. 4B is a timing diagram that illustrates read operations performed by the FIFO memory device during a queue switch operation from one queue (e.g., a first queue) to another queue (e.g., a second queue) and a subsequent queue switch operation back to the one queue (from the second queue or another queue).
|
