| http://www.w3.org/ns/prov#value | - id plurality of blocks of memory cells, each of said plurality of block disable circuits including a fuse, the activation of which disables the corresponding one of said plurality of blocks of memory cells; and a column data output section between adjacent ones of said plurality of blocks of memory cells, which senses and amplifies data stored in a memory cell in a block of memory cells, and which
|
