| http://www.w3.org/ns/prov#value | - A semiconductor memory, comprising:a plurality of cell blocks, each cell block including a plurality of memory cells; and a refresh controller refreshing a refresh defect cell in one of said cell blocks when a memory cell in a different one of said cell blocks which is designated by a same address as said refresh defect cell, is refreshed. 2.
|
