| http://www.w3.org/ns/prov#value | - The manufacturing method according to claim 8, wherein the area where the source/drain pattern and the semiconductor pattern are removed is a remaining area except for an area where the gate line overlaps the data line and the storage electrode in an area of the gate line and the remaining area except for an area where the channel region and the source and drain electrodes are formed in the thin f
|
