| http://www.w3.org/ns/prov#value | - herebetween, where n is an integer and n>m; said memory control means including storage means for temporarily storing data received serially on said memory data bus from memory locations at different column addresses of the memory means row corresponding with the specified row address, and transmitting the temporarily stored data in parallel on said processor data bus to said data processing means
|
