| http://www.w3.org/ns/prov#value | - FIG. 2A is a simplified block diagram of a multistage comparator according to the present invention, which includes a plurality of amplifiers and capacitors alternatingly coupled in series connection, each amplifier including a corresponding programmable source, a latch, and comparator control logic;
|
