| http://www.w3.org/ns/prov#value | - The present invention provides a technique whereby the configuration of an integrated circuit including an interconnect component and a plurality of devices may be more readily and methodically achieved thereby reducing the likelihood of error and reducing the cost of such activity.
|
