| http://www.w3.org/ns/prov#value | - A circuit comprising a test access port, an asynchronous interface connected to the test access port, a test controller connected to the asynchronous interface, the test access port is in a first clock domain and the test controller is in a second clock domain, the test controller having a register, the asynchronous interface including a first circuit for generating a synchronized hold signal and
|
