| http://www.w3.org/ns/prov#value | - The circuit of claim 1, wherein each of the cells is a nonvolatile memory cell having a control gate, the cells are connected along wordlines and bitlines, the control gates of each of the rows are connected along a common wordline, and each
|
