| http://www.w3.org/ns/prov#value | - fresh cycle for refreshing said DRAM array in response to a refresh request signal by simultaneously actuating said coordinate address strobe inputs of all said banks, comprisingfirst circuit means including encoding means responsive to said memory address signal for providing an encoded digital coordinate address strobe signal representative of said selected bank and having a number of bits small
|
