| http://www.w3.org/ns/prov#value | - A special instruction processor as defined in claim 1 wherein said processing means processes each instruction in a series of states each identified by a state address, the central processing unit including means for receiving a state address over the data lines and a read signal over the control lines of the bus, said special instruction processor further including:A. buffer means arranged to be
|
