| http://www.w3.org/ns/prov#value | - wherein said fraction part control circuit is a binary logic circuit for representing negative numbers in two's-complement form, wherein the predetermined quantization step is represented by a power of two, wherein said quantizer outputs data of higher-order bits indicating quantized data equal to or larger than the predetermined quantization step, and wherein said plural-n-th-order integrator rec
|
