| http://www.w3.org/ns/prov#value | - The memory controller includes a NAND interface logic for interfacing the NAND flash memory in an NAND interface manner. [0014] According to another embodiment of the invention, the RAM is a cache memory connected to the CPU core through a first local bus.
|
