| http://www.w3.org/ns/prov#value | - Apparatus as in claim 62, wherein said set of secure information includes information maintained in a non-volatile memory, said non-volatile memory having a circuit capable of enabling writing of said non-volatile memory, said circuit including a pin which is substantially inaccessible when said secure processor is packaged.
|
