| http://www.w3.org/ns/prov#value | - The memory system of claim 1 wherein each of the memory devices in the chain comprises an interface register having a buffer input and a buffer output, the buffer output of each of the memory devices, except a last memory device in the chain, being coupled to the buffer input of one other memory device in the chain via a respective point-to-point signaling path. 11.
|
