| http://www.w3.org/ns/prov#value | - The method of claim 10 wherein the memory device is a synchronous memory device receiving a clock signal and generating the precharge activation signal in the event of a second burst operation comprises generating the precharge activation signal in response to the later of the completion of the read burst operation or two clock cycles of the clock signal elapsing for a first latency option, or gen
|
