| http://www.w3.org/ns/prov#value | - The bus interface unit of claim 60, wherein:said architecture of said first bus supports write transfers and read transfers; whether said crossing transfer is a write transfer or a read transfer is signaled on said second bus during at least part of said crossing transfer; said address is coupled from said first bus to said second bus, said address being coupled over at least part of said at least
|
