| http://www.w3.org/ns/prov#value | - The node of claim 21, wherein:the counter includes a clock input connected to the transmit clock generator and an enable input, ad generates an output which changes in response to the transmit clock signal at the clock input during assertion of a counter enable signal at the enable input; and further including logic, receiving the transmit enable signal, that generates the counter enable signal as
|
