| http://www.w3.org/ns/prov#value | - A duplex data processing system with programmable bus configuration comprising:a pair of processor systems, each processor system including a central processing unit (CPU), a memory unit, an input/output controller, and a CPU bus connecting said central processing unit, memory unit and input/output controller, the memory units in the pair of processor systems operating with the same address mappin
|
