| http://www.w3.org/ns/prov#value | - A domain-based memory management unit for communicating with a CPU and a memory of a computer system to control said CPU's right to access said memory in order to initiate performance of an operation, said domain-based memory management unit comprising: a tag checker coupled to receive a first data signal issued by said CPU corresponding to said operation when said operation is a write operation,
|
