| http://www.w3.org/ns/prov#value | - d signal and generating an output signal, second R-C circuit means for introducing a capacitive delay in the output signal of said AND gate means to compensate for capacitance other than capacitance due to the presence of two or more documents, and inverter means receiving said delayed output signal from said AND gate means for generating a multiple document signal upon the presence of capacitive
|
