| http://www.w3.org/ns/prov#value | - A system as set forth in claim 4 wherein said switch is a transistor and said gain reducer is a resistor, wherein said transistor is set in a first state to connect said resistor to the power circuit to limit the gain to less than maximum.
|
