| http://www.w3.org/ns/prov#value | - controller means including means for determining the average system bus latency, and means responsive to said determined average system bus latency for assigning locations inside said random access memory to have at least one logical FIFO for storing data, the size of said logical FIFO being related to said determined average system bus latency; and network DMA controller means coupled to said at
|
